## **CLAIM AMENDMENTS**

Please amend the claims as described below. In accordance with 37 CFR §1.121, a complete listing of all claims in the application is provided below. Notably, the status of each claim is indicated in the parenthetical expression adjacent to the corresponding claim number.

1. (Currently Amended) A semiconductor memory array, comprising: 1 a plurality of semiconductor dynamic random access memory cells arranged in a 2 matrix of rows and columns, each semiconductor dynamic random access memory cell 3 includes at least one transistor having: 4 a source region; 5 a drain region; 6 a body region disposed between and adjacent to the source region and the 7 drain region, wherein the body region is electrically floating; and 8 a gate spaced apart from, and capacitively coupled to, the body region; 9 wherein each memory cell transister includes (1) a first data state which 10 corresponds to representative of a first charge in the body region of the transistor of the 11 memory cell, and (2) a second data state which corresponds to representative of a second 12 charge in the body region of the transistor of the memory cell; and 13 wherein the source region of the transistor of each memory cell corresponding to a 14 first each row of semiconductor dynamic random access memory cells is connected to the 15 same includes an associated source line which is connected to only the semiconductor 16 dynamic random access memory cells of the associated row and wherein the gate of the 17

- transistor of each memory cell corresponding to the first row of semiconductor dynamic 18 random access memory cells is connected to the same word line. 19
  - 2. (Currently Amended) The semiconductor memory array of claim 1 wherein the 1 drain region of the transistor of each memory cell of each the first row of semiconductor 2 dynamic random access memory cells includes is connected to a separate different bit line 3 which is connected to the drain-region of the associated transistor. 4
  - 3. (Currently Amended) The semiconductor memory array of claim 2 wherein each memory cell of a the first row is programmed to a the first data state by applying a 2 control signal, having a first amplitude, to the gate of the transistor of each memory cell of 3 the first row and a control signal, having a second amplitude, to the drain region of the 4 transistor of each memory cell of the first row. 5

1

2

3

4

5

6

7

4. (Currently Amended) The semiconductor memory array of claim 3 wherein a predetermined memory cell of the first row is programmed to a second data state by applying (1) a control signal, having a third amplitude, to the gate of the transistor of the predetermined memory cell. (2) a control signal, having an fourth amplitude, to the drain region of the transistor of predetermined memory cell, and (3) a control signal, having a fifth amplitude, to the source region of the transistor of predetermined memory cell of the first row.

2

3

4

5

- 5. (Currently Amended) The semiconductor memory array of claim 4 wherein an unselected memory cell of the first row is maintained in the first data state, while the predetermined memory cell is programmed to a the second data state, by applying a control signal, having a the third amplitude, to the gate of the transistor of the predetermined unselected memory cell and a control signal, having an sixth amplitude, to the drain region of the transistor of predetermined the unselected memory cell.
- 6. (Currently Amended) The semiconductor memory array of claim 5 wherein all
  ef the predetermined memory cells of the first row are is read by applying a control signal,
  having a seventh amplitude, to the gate of the transistor of the predetermined memory cell
  and a control signal, having an eight amplitude, to the drain region of the transistor of
  predetermined memory cell.
- 7. (Currently Amended) The semiconductor memory array of claim 6 wherein all
  of the memory cells of a second row are maintained in an inhibit state while the
  predetermined memory cells of the first row is are read.
- 8. (Currently Amended) The semiconductor memory array of claim 6 wherein all
  of the memory cells of a second row are maintained in an inhibit state while the
  predetermined memory cells of the first row is are read by applying a control signal, having
  a ninth amplitude, to the gate of each the transistors of the memory cells of the second
  row.

1	9. (Currently Amended) The semiconductor memory array of claim 1 wherein the
2	transistor of each memory cell of a the first row of semiconductor dynamic random access
3	memory cells shares a drain region with a transistor of an adjacent memory cell in of a
4	second row of semiconductor dynamic random access memory cells, wherein the first and
5	second rows of memory cells are adjacent rows.

- 10. (Currently Amended) The semiconductor memory array of claim 91 wherein
  2 each the gate of the transistor of each memory cell of a the first second row of
  3 semiconductor dynamic random access memory cells is connected to a first second gate
  4 word line.
- 1 11. (Currently Amended) The semiconductor memory array of claim 10 wherein
  the source region of the transistor of each memory cell of the second row of semiconductor
  dynamic random access memory cells is connected to a common source line enly the gate
  of each memory cell of the first row of semiconductor dynamic random access memory
  cells is connected to the first gate line.
  - 12. (Currently Amended) A semiconductor memory array, comprising:
  - a plurality of semiconductor dynamic random access memory cells arranged in a matrix of rows and columns, each semiconductor dynamic random access memory cell includes at least one transistor having:
- 5 a source region;

2

3

2

D	a drain region,
7	a body region disposed between and adjacent to the source region and the
8	drain region, wherein the body region is electrically floating; and
9	a gate spaced apart from, and capacitively coupled to, the body region;
10	wherein each transistor includes a first state representative of a first charge in the
11	body region, and a second data state representative of a second charge in the body region;
12	wherein the source region of the transistor of each memory cell corresponding to
13	each a first row of semiconductor dynamic random access memory cells is connected to a
14	first includes (1) an associated source line which is connected to only the semiconductor
15	dynamic random-access memory cells in the associated row and (2) a different wherein the
16	gate line for of the transistor of each memory cell corresponding to the first row of each
17	semiconductor dynamic random access memory cells in the associated row is connected
18	to a first word line;
19	wherein the source region of the transistor of each memory cell corresponding to a
20	second row of semiconductor dynamic random access memory cells is connected to a
21	second source line and wherein the gate of the transistor of each memory cell
22	corresponding to the second row of semiconductor dynamic random access memory cells
23	is connected to a second word line; and
24	wherein the first and second rows of semiconductor dynamic random access
25	memory cells are adjacent rows.

13. (Currently Amended) The semiconductor memory array of claim 12 wherein the drain region of the transistor of each memory cell of each the first row of semiconductor

- dynamic random access memory cells includes is connected to a separate different bit line 3
- which is connected to the drain region of the associated transistor. 4

2

3

1

2

3

4

5

6

7

1

2

3

4

5

- 14. (Currently Amended) The semiconductor memory array of claim 13 wherein each memory cell of a the first row is programmed to a first data state by applying a control signal, having a first amplitude, to the gate of the transistor of each memory cell of the first row and a control signal, having a second amplitude, to the drain region of the transistor of 4 5 each memory cell of the first row.
  - 15. (Currently Amended) The semiconductor memory array of claim 14 wherein a predetermined memory cell of the first row is programmed to a second data state by applying a control signal, having a third amplitude, to the gate of the transistor of the predetermined memory cell, a control signal, having an fourth amplitude, to the drain region of the transistor of the predetermined memory cell, and a control signal, having a fifth amplitude, to the source region of the transistor of the predetermined memory cell of the first row.
  - 16. (Currently Amended) The semiconductor memory array of claim 15 wherein an unselected memory cell of the first row is maintained in the first data state, while the predetermined memory cell is programmed to a the second data state, by applying a control signal, having a third amplitude, to the gate of the transistor of the unselected predetermined memory cell and a control signal, having an sixth amplitude, to the drain region of the transistor of the unselected predetermined memory cell.

17. (Currently Amended) The semiconductor memory array of claim 16 wherein all of the memory cells of the first row are read by applying a control signal, having a seventh amplitude, to the gate of the transistor of the predetermined each memory cell of the first row, and a control signal, having an eight amplitude, to the drain region of the transistor of each predetermined memory cell of the first row.

1

2

3

4

- 18. (Currently Amended) The semiconductor memory array of claim 17 wherein
  2 all of the memory cells of a the second row are maintained in an inhibit state while the
  3 memory cells of the first row are read.
- 19. (Currently Amended) The semiconductor memory array of claim 17 wherein
  2 all of the memory cells of a the second row are maintained in an inhibit state while the
  3 memory cells of the first row are read by applying a control signal having a ninth amplitude
  4 to the gate of the transistors of each the memory cells of the second row.
- 20. (Currently Amended) The semiconductor memory array of claim 12 wherein the transistor of each memory cell of a the first row of semiconductor dynamic random access memory cells shares a drain region with the transistor of an adjacent memory cell in a the second row of semiconductor dynamic random access memory cells, wherein the first and second rows of memory cells are adjacent rows.